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Single Electron Transistors (SETs) are nanoscale electrometers of unprecedented sensitivity, and
as such have been proposed as read-out devices in a number of quantum computer architectures.
We show that the functionality of a standard SET can be multiplexed so as to operate as both
read-out device and control gate for a solid-state qubit. Multiplexing in this way may be critical in
lowering overall gate densities in scalable quantum computer architectures.
The Single Electron Transistor (SET) is a device that
can act as an exquisitely sensitive electrometer. This sen-
sitivity derives from precise control of the absolute charge
state of a small, metallic island, coupled via tunnel junc-
tions to macroscopic leads. Since Fulton and Dolan’s [1]
initial experiments, SETs have been suggested for a di-
verse range of applications, from elements for classical
logic [2] to single-photon detectors[3]. SETs are com-
monly suggested as readout mechanisms for quantum
scale devices[19] and quantum computers (QC) [4], ei-
ther via direct sensing of charge qubits [5, 6, 7], or of
spin qubits after an initial spin to charge transduction
process [4, 8, 9, 10, 11]. Compatibility of SETs with
such rigorous demands has been shown often, see for ex-
ample Refs. 12, 13. Reviews of SETs can be found in (for
example) Refs. 14, 15.
Merely showing SETs have the required sensitivity for
qubit readout is not, however, sufficient for the develop-
ment of a scalable quantum computer architecture. Of
principle concern in this paper is the requirement for min-
imal gate density in the surface metal layer [16]. Stan-
dard designs for SETs usually have a relatively large foot-
print (& 104nm2[17]), which with attendant control gates
may be problematic in terms of spacing in the original
Kane 1-D [4] and the scalable 2-D [18] QC architectures.
Antenna structures [20, 21, 22] may be of some assistance
in packing in all the required elements, however, as the
number of readout elements is increased from proof of
principle devices to fully operational QCs, we believe a
degree of multiplexed functionality will be very advanta-
geous.
In this paper, we show that a SET can be used for
both qubit control and read-out, reducing the number of
electrodes required for operation of the QC. We also pro-
pose a ‘strip’ design SET, with the gate placed above the
source and drain [Fig. 1 (a) and (b)] to further reduce
the density of surface electronics. We consider a charge-
based, double quantum dot (QD) qubit in our model, as
read-out of a spin qubit may follow the same procedure,
via spin to charge transduction. The qubit states cor-
respond to the localization of a shared electron between
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FIG. 1: (Color online) (a) & (b) Schematic of SET designed
for minimizing gate density in a scalable QC. (c) Circuit dia-
gram for the Single Electron Transistor coupled to two Quan-
tum Dots (SET-2QD) system. The SET consists of three con-
tinuously variable voltage sources (source, drain, and gate),
coupled to an isolated island. The source and drain are con-
nected to the island by tunnel junctions, allowing for current
flow through the SET. Isolated regions in which effects due to
electron occupation number are critical have been indicated
with boxes.
one of two QDs. The circuit for our model is shown in
Fig. 1. Read-out via a SET consists of inferring the state
of the qubit by the current through the SET. The current
depends on the state of the qubit, and also on the po-
tential differences between the SET island and any other
electrodes capacitively coupled to it. By carefully con-
trolling the potential landscape of the entire system, we
show that the current through a SET can be kept con-
stant, ideally zero, while the potentials on the leads vary
relative to the circuit ground. Hence the potential on the
qubit can be made to vary, allowing the SET to act as a
qubit control gate.
We work in the steady state regime where the current
through the SET is modeled via energy minimization ar-
guments of the entire system, following the orthodox the-
ory of single electron tunneling [14, 22]. We begin our
discussion by presenting data from a SET model without
the QDs. We then show results of the SET-2QD sys-
2tem and present protocols for both control and read-out
modes.
Following Ref. 22, we determine the current through
a SET, ignoring cotunneling processes. Coulomb block-
ades are shown in Fig. 2 (a). We gain further insight
into the SET behavior by studying the current as a func-
tion of both the potential difference between the source
and drain electrodes, and the gate potential as shown in
Fig. 2(b), where we have normalized the input voltages:
Vˆg = VgCig/e, Vˆsd = Vsd(Cis + Cid)/e, where e is the
magnitude of the charge of an electron. It is clear from
Fig. 2(b) that the current through a SET is not uniquely
determined by the electrode voltages. Therefore, there is
some freedom to choose the potentials on the SET source,
drain and gate electrodes to obtain a particular current
through the SET. It is this fact that allows the use of a
SET as a qubit control gate.
FIG. 2: (a) Current through a SET vs dimensionless gate
voltage (Vˆg = VgCig/e) and source-drain potential difference
(Vˆsd = Vsd(Cis + Cid)/e) for the device geometry of Fig. 1
without the coupled qubit. Maxima occur when there is de-
generacy of neighboring charge occupations, in between the
device is ‘blockaded’ and sequential charge tunneling is sup-
pressed. (b) Spanning the source-drain bias space transforms
the Coulomb blockade regions into the familiar Coulomb di-
amonds.
We now describe our model for the SET-2QD system,
and present the method by which the SET can be used
for both control and read-out of the qubit. The behavior
of mesoscopic circuitry is dependent on the interplay be-
tween the continuous variable given by the definition of
capacitance, C ≡ Q/V , and the actual number of excess
electrons on an isolated region of the circuit (SET island
and QDs). We refer to the continuous variable as the vir-
tual charge. The virtual charge induced on any isolated
region is Q˜α =
∑
β CαβVβ . The full vector Q˜, describing
the virtual charge induced on each isolated region of the
system is then Q˜ = CcV, where Cc is the correlation ca-
pacitance matrix describing capacitive coupling between
the electrodes and quantized charge regions, and V is the
vector of electrode potentials. Labeling each QD with a
numeric subscript we write
Cc =


Cis Cid Cig
C1s C1d C1g
C2s C2d C2g

 ,V =


Vs
Vd
Vg

 , (1)
The charging energy of the entire SET-2QD system is
determined by,
E =
1
2
QTC−1E Q , (2)
where Q is a vector containing the virtual and actual
charge on all isolated sections of the circuit (i.e. the
island and QDs), and CE is the ‘energy’ capacitance ma-
trix (defined below). The total charge is expressed as
Q = Q˜ − ne, where n is a vector containing the excess
electrons on each isolated region. CE describes the cross
capacitances of the QDs and the island and is given by
CE =


CiΣ −Ci1 −Ci2
−C1i C1Σ −C12
−C21 −C2i C2Σ

 , (3)
where CαΣ is the total capacitance of the α isolated
region to all other objects in the system (CαΣ =∑
m 6=α Cαm). The above relations allow the determina-
tion of the current through the SET for the full SET-
2QD system for any voltage on the electrodes. We cal-
culate the current based on a standard master equation
approach [22] using the rate of change of the number of
electrons on the island. The rate at which electrons tun-
nel from the island to the drain, given n electrons occupy
the island is given by,
Γndi =
1
q2eRt
∆Endi
exp
(
∆En
χi
kBT
)
− 1
. (4)
Where ∆E is given by the energy of the system before
and after the event based on Eq. 2. Similar expressions
apply for electrons tunneling from the drain or to/from
the source. The resistance is calculated based on the
materials and geometries of the SET using
Rt =
~
3 exp(2W
~
√
2meφ)
2pim∗eq
2
eEFA
, (5)
where W is the width of the tunnel barrier and A is its
surface area. The variable φ is the height of the potential
barrier (taken to be a typical value of 2eV[23] and EF is
the Fermi energy of the island (taken to be 11.65eV at
4K[24]). We use an effective mass of an electron in alu-
minium oxide of m∗e = 0.35me[25]. The present limit
to detectable SET currents is in the fA regime[26]. We
choose to scale the geometry of Fig. 1 (a) to produce
a minimal footprint such that the electrodes’ height and
width are 10nm, and the tunnel junctions are 3nm, while
remaining above this limit. Reducing the resistance will
3FIG. 3: (Color online) Difference in current through SET for a
single electron occupying QD1 or QD2 (∆I12) in Fig.1. Volt-
ages are normalised: Vˆg = VgCig/e, Vˆave = (Vs + Vd)(Cis +
Cid)/2e. The difference in current for the two states of the
qubit allows for read-out at points of maximum current vari-
ation (e.g. black dots). Regions with no current variation
for the qubit states can be used for qubit operations. Sin-
gle qubit rotations can occur via time evolution at a point
in this region (white dots) or by varying the potential land-
scape near the QDs (white line). Paths along A B and C (or
any other parallel path) maintain a constant potential differ-
ence between the QDs (as shown in corresponding potential
well diagrams), allowing the SET to be multiplexed for both
read-out and operation.
provide a commensurate increase in current without ef-
fecting the conclusions of this paper.
Fig. 3 displays the current variation through the SET
for the qubit electron being localized on each of the
QDs. We present the current variation as a function of
the the normalized gate voltage (Vˆg) and the normal-
ized average of the potentials on the source and drain
Vˆave = (Vs + Vd)(Cis + Cid)/2e (maintaining a constant
source-drain bias). By maintaining constant current,
(ideally zero) through the SET, but varying the SET elec-
trode’s potentials, one can remain in a blockaded region
of Fig. 3 whilst changing the local electrostatic potential
landscape. The paths A, B, and C in Fig. 3 (and any
other parallel path) produce a constant potential differ-
ence between the QDs (as depicted in the corresponding
potential well diagrams in Fig. 3). These paths were
calculated using Eq. 2, as a constant potential differ-
ence between the QDs is equivalent to a constant differ-
ence in induced charge. Along the white line in Fig. 3
the SET has no current passing through it, effectively
turning off the measurement of the qubit. Single qubit
operations may therefore be performed by traversing the
white line in Fig. 3 or by time evolution at a point (white
dots). Read-out would be performed at points of max-
imum current variation (e.g. black dots). Thus, appro-
priately traversing the voltage space of the system allows
the SET to be multiplexed for both control and read-out.
We have shown that a full exploration of the parameter
space for SET operation allows a SET to be operated as
either a read-out device or control gate independently.
Such multiplexed functionality allows for a significant re-
duction in overall gate density, which we believe to be
necessary for practical quantum computing. We have
also presented a ‘strip’ design SET to further reduce gate
densities.
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